TSTP Solution File: SWV172+1 by SuperZenon---0.0.1

View Problem - Process Solution

%------------------------------------------------------------------------------
% File     : SuperZenon---0.0.1
% Problem  : SWV172+1 : TPTP v8.1.0. Bugfixed v3.3.0.
% Transfm  : none
% Format   : tptp:raw
% Command  : run_super_zenon -p0 -itptp -om -max-time %d %s

% Computer : n006.cluster.edu
% Model    : x86_64 x86_64
% CPU      : Intel(R) Xeon(R) CPU E5-2620 v4 2.10GHz
% Memory   : 8042.1875MB
% OS       : Linux 3.10.0-693.el7.x86_64
% CPULimit : 300s
% WCLimit  : 600s
% DateTime : Wed Jul 20 21:50:14 EDT 2022

% Result   : Theorem 16.43s 16.60s
% Output   : Proof 16.43s
% Verified : 
% SZS Type : -

% Comments : 
%------------------------------------------------------------------------------
%----WARNING: Could not form TPTP format derivation
%------------------------------------------------------------------------------
%----ORIGINAL SYSTEM OUTPUT
% 0.07/0.11  % Problem  : SWV172+1 : TPTP v8.1.0. Bugfixed v3.3.0.
% 0.07/0.12  % Command  : run_super_zenon -p0 -itptp -om -max-time %d %s
% 0.12/0.33  % Computer : n006.cluster.edu
% 0.12/0.33  % Model    : x86_64 x86_64
% 0.12/0.33  % CPU      : Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
% 0.12/0.33  % Memory   : 8042.1875MB
% 0.12/0.33  % OS       : Linux 3.10.0-693.el7.x86_64
% 0.12/0.33  % CPULimit : 300
% 0.12/0.33  % WCLimit  : 600
% 0.12/0.33  % DateTime : Wed Jun 15 19:13:11 EDT 2022
% 0.12/0.33  % CPUTime  : 
% 16.43/16.60  % SZS status Theorem
% 16.43/16.60  (* PROOF-FOUND *)
% 16.43/16.60  (* BEGIN-PROOF *)
% 16.43/16.60  % SZS output start Proof
% 16.43/16.60  1. (gt (succ (pv54)) (n0)) (-. (gt (succ (pv54)) (n0)))   ### Axiom
% 16.43/16.60  2. (-. (leq (n0) (pv54))) (gt (succ (pv54)) (n0))   ### Definition-Pseudo(leq) 1
% 16.43/16.60  3. (gt (succ (n4)) (pv54)) (-. (gt (succ (n4)) (pv54)))   ### Axiom
% 16.43/16.60  4. (-. (leq (pv54) (n4))) (gt (succ (n4)) (pv54))   ### Definition-Pseudo(leq) 3
% 16.43/16.60  5. ((a_select2 (rho_init) (pv54)) != (init)) ((a_select2 (rho_init) (pv54)) = (init))   ### Axiom
% 16.43/16.60  6. (((leq (n0) (pv54)) /\ (leq (pv54) (n4))) => ((a_select2 (rho_init) (pv54)) = (init))) ((a_select2 (rho_init) (pv54)) != (init)) (gt (succ (n4)) (pv54)) (gt (succ (pv54)) (n0))   ### DisjTree 2 4 5
% 16.43/16.60  7. (All C, (((leq (n0) C) /\ (leq C (n4))) => ((a_select2 (rho_init) C) = (init)))) (gt (succ (pv54)) (n0)) (gt (succ (n4)) (pv54)) ((a_select2 (rho_init) (pv54)) != (init))   ### All 6
% 16.43/16.60  8. (leq (pv54) (n4)) ((a_select2 (rho_init) (pv54)) != (init)) (gt (succ (pv54)) (n0)) (All C, (((leq (n0) C) /\ (leq C (n4))) => ((a_select2 (rho_init) C) = (init))))   ### Definition-Pseudo(leq) 7
% 16.43/16.60  9. (leq (n0) (pv54)) (All C, (((leq (n0) C) /\ (leq C (n4))) => ((a_select2 (rho_init) C) = (init)))) ((a_select2 (rho_init) (pv54)) != (init)) (leq (pv54) (n4))   ### Definition-Pseudo(leq) 8
% 16.43/16.60  10. (-. (((leq (n0) (pv10)) /\ ((leq (n0) (pv54)) /\ ((leq (pv10) (n135299)) /\ ((leq (pv54) (n4)) /\ ((All A, (((leq (n0) A) /\ (leq A (n135299))) => (All B, (((leq (n0) B) /\ (leq B (n4))) => ((a_select3 (q_init) A B) = (init)))))) /\ ((All C, (((leq (n0) C) /\ (leq C (n4))) => ((a_select2 (rho_init) C) = (init)))) /\ ((All D, (((leq (n0) D) /\ (leq D (n4))) => ((a_select2 (mu_init) D) = (init)))) /\ ((All E, (((leq (n0) E) /\ (leq E (n4))) => ((a_select2 (sigma_init) E) = (init)))) /\ ((All F, (((leq (n0) F) /\ (leq F (n4))) => ((a_select3 (center_init) F (n0)) = (init)))) /\ (((gt (loopcounter) (n1)) => (All G, (((leq (n0) G) /\ (leq G (n4))) => ((a_select2 (muold_init) G) = (init))))) /\ (((gt (loopcounter) (n1)) => (All H, (((leq (n0) H) /\ (leq H (n4))) => ((a_select2 (rhoold_init) H) = (init))))) /\ ((gt (loopcounter) (n1)) => (All I, (((leq (n0) I) /\ (leq I (n4))) => ((a_select2 (sigmaold_init) I) = (init)))))))))))))))) => ((a_select2 (rho_init) (pv54)) = (init))))   ### ConjTree 9
% 16.43/16.60  % SZS output end Proof
% 16.43/16.60  (* END-PROOF *)
%------------------------------------------------------------------------------