TSTP Solution File: LCL672+1.010 by cvc5-SAT---1.0.5
View Problem
- Process Solution
%------------------------------------------------------------------------------
% File : cvc5-SAT---1.0.5
% Problem : LCL672+1.010 : TPTP v8.2.0. Released v4.0.0.
% Transfm : none
% Format : tptp:raw
% Command : do_cvc5 %s %d
% Computer : n027.cluster.edu
% Model : x86_64 x86_64
% CPU : Intel(R) Xeon(R) CPU E5-2620 v4 2.10GHz
% Memory : 8042.1875MB
% OS : Linux 3.10.0-693.el7.x86_64
% CPULimit : 300s
% WCLimit : 300s
% DateTime : Wed May 29 17:28:19 EDT 2024
% Result : Timeout 299.68s 300.09s
% Output : None
% Verified :
% SZS Type : -
% Comments :
%------------------------------------------------------------------------------
%----No solution output by system
%------------------------------------------------------------------------------
%----ORIGINAL SYSTEM OUTPUT
% 0.02/0.09 % Problem : LCL672+1.010 : TPTP v8.2.0. Released v4.0.0.
% 0.02/0.09 % Command : do_cvc5 %s %d
% 0.09/0.29 % Computer : n027.cluster.edu
% 0.09/0.29 % Model : x86_64 x86_64
% 0.09/0.29 % CPU : Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
% 0.09/0.29 % Memory : 8042.1875MB
% 0.09/0.29 % OS : Linux 3.10.0-693.el7.x86_64
% 0.09/0.29 % CPULimit : 300
% 0.09/0.29 % WCLimit : 300
% 0.09/0.29 % DateTime : Mon May 27 21:28:38 EDT 2024
% 0.09/0.29 % CPUTime :
% 0.14/0.51 %----Disproving FOF, CNF
% 299.68/300.09 /export/starexec/sandbox/solver/bin/do_SAT_FOF_NAR: line 13: 15780 Alarm clock ( read result; case "$result" in
% 299.68/300.09 unsat)
% 299.68/300.09 echo "% SZS status $unsatResult for $bench"; cat; exit 0
% 299.68/300.09 ;;
% 299.68/300.09 sat)
% 299.68/300.09 echo "% SZS status $satResult for $bench"; echo "% SZS output start FiniteModel for $bench"; cat; echo "% SZS output end FiniteModel for $bench"; rm -rf $TEMPDIR; exit 0
% 299.68/300.09 ;;
% 299.68/300.09 esac; exit 1 )
% 299.68/300.09 --- Run --finite-model-find at 30...
% 299.68/300.09 --- Run --finite-model-find --macros-quant --macros-quant-mode=all --sort-inference...
% 299.68/300.09 % cvc5---1.0.5 exiting
%------------------------------------------------------------------------------