TSTP Solution File: ARI186_1 by cvc5---1.0.5
View Problem
- Process Solution
%------------------------------------------------------------------------------
% File : cvc5---1.0.5
% Problem : ARI186_1 : TPTP v8.1.2. Released v5.0.0.
% Transfm : none
% Format : tptp
% Command : do_cvc5 %s %d
% Computer : n015.cluster.edu
% Model : x86_64 x86_64
% CPU : Intel(R) Xeon(R) CPU E5-2620 v4 2.10GHz
% Memory : 8042.1875MB
% OS : Linux 3.10.0-693.el7.x86_64
% CPULimit : 300s
% WCLimit : 300s
% DateTime : Wed Aug 30 17:30:03 EDT 2023
% Result : Theorem 0.17s 0.51s
% Output : Proof 0.17s
% Verified :
% SZS Type : -
% Comments :
%------------------------------------------------------------------------------
%----WARNING: Could not form TPTP format derivation
%------------------------------------------------------------------------------
%----ORIGINAL SYSTEM OUTPUT
% 0.00/0.11 % Problem : ARI186_1 : TPTP v8.1.2. Released v5.0.0.
% 0.00/0.12 % Command : do_cvc5 %s %d
% 0.14/0.33 % Computer : n015.cluster.edu
% 0.14/0.33 % Model : x86_64 x86_64
% 0.14/0.33 % CPU : Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
% 0.14/0.33 % Memory : 8042.1875MB
% 0.14/0.33 % OS : Linux 3.10.0-693.el7.x86_64
% 0.14/0.33 % CPULimit : 300
% 0.14/0.33 % WCLimit : 300
% 0.14/0.33 % DateTime : Tue Aug 29 18:53:26 EDT 2023
% 0.14/0.33 % CPUTime :
% 0.17/0.45 %----Proving TF0_ARI
% 0.17/0.51 ------- convert to smt2 : /export/starexec/sandbox/tmp/tmp.9DQKcBeRIR/cvc5---1.0.5_31764.p...
% 0.17/0.51 ------- get file name : TPTP file name is ARI186_1
% 0.17/0.51 ------- cvc5-tfa : /export/starexec/sandbox/solver/bin/cvc5---1.0.5_31764.smt2...
% 0.17/0.51 --- Run --finite-model-find --decision=internal at 15...
% 0.17/0.51 --- Run --decision=internal --simplification=none --no-inst-no-entail --no-cbqi --full-saturate-quant at 15...
% 0.17/0.51 % SZS status Theorem for ARI186_1
% 0.17/0.51 % SZS output start Proof for ARI186_1
% 0.17/0.51 (
% 0.17/0.51 (let ((_let_1 (tptp.g 3 5))) (let ((_let_2 (tptp.g 3 2))) (let ((_let_3 (= _let_2 _let_1))) (let ((_let_4 (tptp.g 3 4))) (let ((_let_5 (tptp.g 3 3))) (let ((_let_6 (= _let_5 _let_4))) (let ((_let_7 (not (=> (forall ((U Int) (V Int)) (= (tptp.g U V) (tptp.g U (+ V 2)))) (=> _let_6 _let_3))))) (let ((_let_8 (= _let_4 _let_2))) (let ((_let_9 (= _let_5 _let_1))) (let ((_let_10 (EQ_RESOLVE (ASSUME :args (_let_7)) (MACRO_SR_EQ_INTRO :args (_let_7 SB_DEFAULT SBA_FIXPOINT))))) (let ((_let_11 (NOT_IMPLIES_ELIM2 _let_10))) (let ((_let_12 (forall ((U Int) (V Int)) (= (tptp.g U V) (tptp.g U (+ 2 V)))))) (let ((_let_13 (NOT_IMPLIES_ELIM1 _let_10))) (let ((_let_14 (_let_12))) (let ((_let_15 ((tptp.g U V)))) (let ((_let_16 (ASSUME :args _let_14))) (let ((_let_17 (not _let_9))) (let ((_let_18 (not _let_8))) (let ((_let_19 (not _let_6))) (let ((_let_20 (not _let_3))) (let ((_let_21 (and _let_6 _let_20 _let_8))) (let ((_let_22 (ASSUME :args (_let_20)))) (let ((_let_23 (ASSUME :args (_let_8)))) (let ((_let_24 (ASSUME :args (_let_6)))) (SCOPE (SCOPE (MACRO_RESOLUTION_TRUST (REORDERING (EQ_RESOLVE (RESOLUTION (CNF_AND_NEG :args (_let_21)) (IMPLIES_ELIM (SCOPE (MODUS_PONENS (AND_INTRO _let_22 _let_23 _let_24) (SCOPE (FALSE_ELIM (TRANS (CONG (TRANS (SYMM (SYMM _let_24)) (SYMM (SYMM _let_23))) (REFL :args (_let_1)) :args (=)) (FALSE_INTRO _let_22))) :args (_let_20 _let_8 _let_6))) :args (_let_6 _let_20 _let_8))) :args (true _let_21)) (CONG (REFL :args (_let_19)) (MACRO_SR_PRED_INTRO :args ((= (not _let_20) _let_3))) (REFL :args (_let_18)) (REFL :args (_let_17)) :args (or))) :args ((or _let_3 _let_19 _let_18 _let_17))) (MACRO_RESOLUTION_TRUST (IMPLIES_ELIM (MACRO_SR_PRED_ELIM (SCOPE (INSTANTIATE _let_16 :args (3 3 QUANTIFIERS_INST_E_MATCHING_SIMPLE _let_15)) :args _let_14))) _let_13 :args (_let_9 false _let_12)) (MACRO_RESOLUTION_TRUST (IMPLIES_ELIM (MACRO_SR_PRED_ELIM (SCOPE (INSTANTIATE _let_16 :args (3 2 QUANTIFIERS_INST_E_MATCHING_SIMPLE _let_15)) :args _let_14))) _let_13 :args (_let_8 false _let_12)) (NOT_IMPLIES_ELIM2 _let_11) (NOT_IMPLIES_ELIM1 _let_11) :args (false false _let_9 false _let_8 true _let_3 false _let_6)) :args (_let_7 true)))))))))))))))))))))))))))
% 0.17/0.51 )
% 0.17/0.51 % SZS output end Proof for ARI186_1
% 0.17/0.51 % cvc5---1.0.5 exiting
% 0.17/0.51 % cvc5---1.0.5 exiting
%------------------------------------------------------------------------------